Black box delay fault models for non-scan sequential circuits
نویسندگان
چکیده
منابع مشابه
Generating Functional Delay Fault Tests for Non-scan Sequential Circuits
The paper presents two functional fault models that are devoted for functional delay test generation for non-scan synchronous sequential circuits. These fault models form one joint functional fault model. The non-scan sequential circuit is represented as the iterative logic array model consisting of k copies of the combinational logic of the circuit. The value k defines the length of clock sequ...
متن کاملA non-enumerative path delay fault simulator for sequential circuits
W e extend the path status graph (PSG) method of delay faul t simulation to sequential circuits. By devising a layered PSG and restricting the number of timeframes over which a fault mus t be detected, we preserve the non-enumerative nature of the simulation algorithm. T h e program is capable of simulating a wide variety of circuits (synchronous, asynchronous, multiple-clock and tri-state logi...
متن کاملBlack-box Fault Models
Four black-box fault models are introduced in the paper. The test generation task for the black-box model is more complicated, because possible realizations of the design must be taken into account. However, the time required to generate tests is not very critical factor, because the test generation can be done in parallel with the circuit synthesis process without a prolongation of Time-to-Mar...
متن کاملTransition Fault Test Generation for Non- Scan Sequential Circuits at Functional Level
The paper presents two functional fault models that are devoted for functional delay test generation for non-scan synchronous sequential circuits. The sequential circuit is represented as the iterative logic array model consisting of k copies of the combinational logic of the circuit. The value k defines the length of clock sequence. The method that allows determining the length of clock sequen...
متن کاملFunctional test generation for non-scan sequential circuits
The feasibility of generating high quality functional test vectors f o r sequential circuits using the Growth (G) and Disappearance ( 0 ) fault model has been demonstrated earlier. In this paper we provide a theoretical validation of the G and D fault model b y proving the ability of this model t o guarantee complete stuck fault coverage an combinational and sequential circuits synthesized empl...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Computer Science and Information Systems
سال: 2018
ISSN: 1820-0214,2406-1018
DOI: 10.2298/csis161118040b